Home / Community / Events / festival
Post# A915099

Register now for FREE hands-on session on VLSI Design using Verilog HDL (bangalore)

Posted on: Saturday, 11 August, 2018  10:15
Updated On: Saturday, 11 August, 2018  10:16
Expires On: Sunday, 11 August, 2019  17:15
Reply to: (Use contact form below)

VLSI Design using Verilog HDL workshop is an amazing opportunity to learn these concepts from Industry perspective to stay ahead in your class and career. Click here to book your slot https://elearn.maven-silicon.com/free-vlsi-workshop-freshers » or call at 7406483555 . Limited seats. Hurry up!! Workshop Topic: VLSI Design using Verilog HDL Speaker: Date : Mr. P R Sivakumar (CEO-Maven Silicon with 20+ years of experience in Industry and Academia) Sun, 02/Sep/2018 Time : 9:00 AM to 1:00 PM Venue : Maven Silicon Agenda: • Overview of VLSI Design 1. IPs, Chips and SoCs 2. SoC Design 3. ASIC Vs FPGA • RTL Design using Verilog HDL 1. Verilog Language Concepts 2. Verilog language basics and constructs 3. Verilog Abstraction levels 4. Data Types and Operators • Verilog RTL coding Style - Summary • Verilog Labs - Hands on Session • Q & A Session Take away: • Participation Certificate • Scholarship Coupon Venue - # 21/1A, III Floor, Marudhar Avenue, Gottigere,, Uttarahalli Hobli, South Taluk, Bannerghatta Road,, Bengaluru, Karnataka 560076



It is ok to contact this poster with commercial interests.

164 hits

Report Abuse | Email this Ad    Bookmark and Share Share
Contact this User: 
 
Your email: *
Message: *
Attachment:

The following file types are not allowed: exe, com, bat, vbs, js, jar, scr, pif
Maximum file size: 200KB
Security Code: *

Enter the code shown above into this textbox